R-2R DAC Implementation and Power Analysis

This project is currently in progress. I am implementing an R-2R DAC and designing power simulations to see if power consumption metrics meet CHES 2024 assumptions and if a side-channel attacker can infer quantum circuits if this DAC was to be in a quantum computer controller.

Layout
Figure 1: Current Unfinished Layout

← Back to Home